Project

General

Profile

Activity

From 10/10/2025 to 11/08/2025

11/07/2025

SL 04:38 PM MitySBC-Agilex5 FPGA Development: RE: MitySBC A5E
Thank you for the information. I am guessing the pre-installed FPGA does not enable FMC_EN_3V3.
I will start with one of the available reference projects.
Best regards, Sung Lim
Sung Lim
MW 04:24 PM MitySBC-Agilex5 FPGA Development: RE: MitySBC A5E
Hi Sung,
From the datasheet (page 14):
"All power to the FMC connector is gated by FMC_EN_3V3 which is tied to pin CG134 of the FPGA."
This will enable the +12V FMC power supply and the +3.3V FMC power Supply. VADJ should alrea...
Michael Williamson
SL 03:06 PM MitySBC-Agilex5 FPGA Development: MitySBC A5E
Two questions:
1. On the prototype board, FMC +12V and +3.3V do not appear to be driven. Is there a strapping option to supply the two voltages from the SBC?
2. Would it be possible to obtain the Quartus pro project for the base FPGA?...
Sung Lim

11/06/2025

MW 06:44 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: RE: SOM_62P Reset on LED_RTN
Wondering if you could add a LPF filter (cap + R) across your FET to make the switch less aggressive. Kind of hacky, but it might work.
Michael Williamson
AD 06:28 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: RE: SOM_62P Reset on LED_RTN
That explanations seems probable, if I have any free time coming up I'll play around with the circuit on our side to get it working reliably.
For the time being we'll continue to not switch LED_RTN.
Thanks for the rapid reply!
Adrian De Vico
MW 06:15 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: RE: SOM_62P Reset on LED_RTN
Hi Adrian,
Haven't seen this before.
This is a snippet from the SOM schematic related to the Power Good LED and the LED_RTN Net:
!SOM_LED_PGOOD.png!
As you can see, the PMIC_PGOOD is AND-ed into the main MCU_PORz. It is an...
Michael Williamson
AD 05:45 PM MitySOM-AM62, MitySOM-AM62A, & MitySOM-AM62P PCB Development: SOM_62P Reset on LED_RTN
We have a series of switchable LEDs on board for basic debugging of various on-board supplies, and for completeness I've included the ability to sink current from LED_RTN (pin 2 on SOM) to get some visual output from the SOM.
In terms...
Adrian De Vico

11/04/2025

SG 05:25 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
Hope you are well. I'll go ahead and try and answer your questions and comments below!
* @Is there a specific example program/script, that I might have missed, to exercise an LED connected to the FPGA from a program/script...
Seth Graber

11/03/2025

MW 11:49 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
Hi Shankar,
STEP models and drawings for the reference heat spreaders can be found on this page:
https://support.criticallink.com/redmine/projects/mitysom_am57x/wiki/Heat_Spreader_Reference_Design
I will check on whether we ca...
Michael Williamson
BS 07:38 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle RE: Inquiry about Heat Spreader 94-900813-3
Dear Michael,
We are planning to purchase the heat spreader (part number 94-900813-3) for the MitySOM-AM57F SOM board. Could you please provide information on where it can be purchased and the associated pricing? Additionally, if ...
Bhima Shankar
JI 01:13 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
In the above, I don't know where the strike-thru lines came from. John Iannuzzi
JI 01:12 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Additionally, in comparing the provided sd card with the built one, I found that the directory, *scripts_auto* , does not exist. This is where the LED test (and some others) lives on the provided card.
Also, the following listing retu...
John Iannuzzi

11/02/2025

JI 02:47 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
This past weekend I was experimenting with the provided sd card and the examples. Specifically the LED example to light and change colors of D1 on the mitysom module. I got that to work ok. After doing a little digging, it appears tha... John Iannuzzi

10/27/2025

JI 12:37 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi Seth,
For the 1st bullet point above I followed your instructions using the *command line* and it worked. Great!
I login with *root* get the prompt, *root@mitysom-c5:~#*
I think the *unmount* instruction was the key.
Below, is ...
John Iannuzzi

10/24/2025

SG 07:51 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
Thank you for the additional details. *dd* typically will take a moment to return the prompt, it does on my end as well.
If the command itself returned earlier than anticipated there's a good chance something went wrong. I...
Seth Graber
JI 07:20 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi Seth,
All I did was extract the image and dd it right to the sd card. I will read in more detail your comments when I get home tonight and give it another go over the weekend…I’m doing this on my own time.
Something funny though....
John Iannuzzi
SG 03:09 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
Thank you for providing the 3 boot outputs. I've gone ahead and taken a look and I'll make some comments below.
* @My expectation was that the directly downloaded image would work similarly. I also cannot access the 256M ...
Seth Graber
JI 03:19 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Ok, so I downloaded the sd card from the website as instructed, and loaded it onto a fresh card.
I now have 3 _different_ boot outputs. I have attached 3 files with the outputs of each boot screen.
I included the output of the ori...
John Iannuzzi

10/22/2025

MF 01:46 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
John,
Taking a look at your output it appears like you successfully recompiled the SPL and UBOOT. The differences you are noticing are due to the SD card provided on the development kit having an older release of the software on it. Y...
Mike Fiorenza
JI 02:19 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi, so I was able to make uboot and an sd card image. I took the image and loaded it to a blank sd card and powered up the board. I stopped it at the autoboot countdown.
Then I swapped out the sd card to the one that was provided in t...
John Iannuzzi

10/21/2025

AF 06:55 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: MitySOM-5CSX (5CSX-H6-42A-RI) stops at “Deasserting all peripheral resets” — request for guidance
Hi Mike,
Thanks for your quick reply.
Here’s what I’ve tried and what I’m seeing:
Reseated the SOM in the DIMM connector → same behavior as before.
Swapped SOMs between kits → when I install the good SOM into the known-problematic...
Anonymous fpga
JI 12:32 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Mike,
Thanks. Understood.
Regards,
John
John Iannuzzi

10/20/2025

MF 04:26 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: MitySOM-5CSX (5CSX-H6-42A-RI) stops at “Deasserting all peripheral resets” — request for guidance
Hi Atef,
It sounds like based on your findings the SOM module is the issue. It looks like you may have tried to reply to this post via email, which I do not think works for attachments. Can you either reply again and type the serial n...
Mike Fiorenza
AF 03:41 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: MitySOM-5CSX (5CSX-H6-42A-RI) stops at “Deasserting all peripheral resets” — request for guidance
​[https://res.public.onecdn.static.microsoft/assets/mail/file-icon/v2/photo_16x16.png]1000008159.jpg<https://sascailabs-my.sharepoint.com/:i:/g/personal/atef_dorai_cailabs_com/EfLXHLTfMzNHoDiG-PRr9sMBAmPRqgLMED5K8e0Jwf8zUg>​
​[https://r...
Anonymous fpga
MF 03:03 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: MitySOM-5CSX (5CSX-H6-42A-RI) stops at “Deasserting all peripheral resets” — request for guidance
Hi Atef,
Thank you for the thorough debug details.
# Have you successfully used this development kit before? Or are these the symptoms you are experiencing after first receiving this development kit?
# Could you provide the serial...
Mike Fiorenza
AF 08:30 AM MitySOM-5CSX Altera Cyclone V FPGA Development: MitySOM-5CSX (5CSX-H6-42A-RI) stops at “Deasserting all peripheral resets” — request for guidance
Hello Critical Link Support,
I’m evaluating a MitySOM-5CSX module (part number 5CSX-H6-42A-RI) and I’m trying to run a test bitstream on the Cyclone V FPGA. I used the SD-card image from your wiki for this module:
Image source: htt...
Anonymous fpga
MF 02:08 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
John,
For some background, we have a single Quartus reference design project we have setup for the Cyclone V platform. In order to make it easier for end users, we generate this project for every variant of the platform we have and th...
Mike Fiorenza

10/19/2025

JI 01:13 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi. Taking a few steps back, I was comparing the instructions from
https://support.criticallink.com/redmine/projects/mityarm-5cs/wiki/Building_fpga_231 ,
https://support.criticallink.com/redmine/projects/mityarm-5cs/wiki/Building_ub...
John Iannuzzi

10/17/2025

SL 07:30 PM MitySBC-Agilex5 FPGA Development: RE: MitySOM-A5E PCIe HIP configuration qudstion
Yes, agreed. It would be a good upgrade path without jumping the SOC family. Sung Lim
MW 07:05 PM MitySBC-Agilex5 FPGA Development: RE: MitySOM-A5E PCIe HIP configuration qudstion
Hi Sung,
With a higher speedgrade option, you can get PCIe x4 gen 4 if bandwidth is a concern and the other end point / root port supports it.
With regards,
Mike
Michael Williamson
SL 06:39 PM MitySBC-Agilex5 FPGA Development: RE: MitySOM-A5E PCIe HIP configuration qudstion
Thank you again for the prompt response. PCIe x4 gen 3 (4GB/s bus limit) should be sufficient for this generation of products. Sung Lim
MF 05:11 PM MitySBC-Agilex5 FPGA Development: RE: MitySOM-A5E PCIe HIP configuration qudstion
Sung,
All of our current Agilex 5 platforms are E-Series, Device Group B devices. Therefore, they only support up to PCIe x4 configurations (not x8). You need a D-series device to support x8.
- Mike
Mike Fiorenza
SL 04:58 PM MitySBC-Agilex5 FPGA Development: MitySOM-A5E PCIe HIP configuration qudstion
In the MitySOM-A5E datasheet, "up to six x4 PCIe 4.0 hard IP blocks" are supported.
Can some of the PCIe be configured as x8 (three x8 instead of six x4, for example)?
Sung Lim

10/16/2025

TC 05:04 PM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
Great, thank you for the update!
Thomas Catalino
SG 03:36 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Hi John,
I appreciate all the info, no need to be sorry whatsoever! I'll go ahead and try and answer your questions and concerns below.
* @Read thru the page and figured that I could just use this tarball so I don't have to build t...
Seth Graber
JI 01:20 AM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
I am using:
Quartus prime 23.1
Ubuntu 24.04.2 LTS ( I noted that this was tested on Ubuntu 22.04...)
1. I went to the page recommended above and downloaded "mitysom-image-base-mitysom-c5.tar.gz"
2. Did some exploring and fo...
John Iannuzzi

10/14/2025

BS 04:54 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
Hi Thomas,
Thank you for your continued support and for the quick responses to our queries — we really appreciate your timely assistance.
we are using the new connector you suggested in our latest design. Additionally, we a...
Bhima Shankar

10/13/2025

TC 01:48 PM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
Hello Shankar -
Just checking in on this, were you able to find supply to meet your needs?
Is your board already designed, or can you work with one of the suggested alternates?
Finally, does your design use the Hirose DF40 co...
Thomas Catalino

10/12/2025

JI 10:50 PM MitySOM-5CSX Altera Cyclone V FPGA Development: RE: Building the MitySOM-5CSX
Ok, Thanks, I'll look into it.
Just so you know, I am quite the novice with this, so, I ask that you please be patient with me if I ask very basic questions.
John Iannuzzi

10/10/2025

MW 12:26 PM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
FYI Heilind has some in stock.
https://www.heilind.com/jaemm70-314b1-2-r300p.html?utm_source=findchipsam&utm_medium=buy-bnl-heilind
Michael Williamson
MW 10:02 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
The Aces connector listed on that page (91781-31408-001) is in stock in Digikey
https://www.digikey.com/en/products/detail/aces-connectors/91781-31408-001/16671838
We list it in a second column because our test fixture and developm...
Michael Williamson
BS 05:05 AM MitySOM-AM57X PCB Development: RE: Alternate part for card edge receptacle
Dear Michael,
Thank you very much for your prompt response.
Among the three options listed, two appear to be obsolete, and the remaining one has been out of stock for an extended period. Could you please suggest an alternat...
Bhima Shankar
 

Also available in: Atom