Project

General

Profile

Forums » FPGA Development »

SLMitySOM-A5E PCIe HIP configuration qudstion

Added by Sung Lim 9 months ago

In the MitySOM-A5E datasheet, "up to six x4 PCIe 4.0 hard IP blocks" are supported.
Can some of the PCIe be configured as x8 (three x8 instead of six x4, for example)?


Replies (4)

MF RE: MitySOM-A5E PCIe HIP configuration qudstion - Added by Mike Fiorenza 9 months ago

Sung,

All of our current Agilex 5 platforms are E-Series, Device Group B devices. Therefore, they only support up to PCIe x4 configurations (not x8). You need a D-series device to support x8.

- Mike

SL RE: MitySOM-A5E PCIe HIP configuration qudstion - Added by Sung Lim 9 months ago

Thank you again for the prompt response. PCIe x4 gen 3 (4GB/s bus limit) should be sufficient for this generation of products.

MW RE: MitySOM-A5E PCIe HIP configuration qudstion - Added by Michael Williamson 9 months ago

Hi Sung,

With a higher speedgrade option, you can get PCIe x4 gen 4 if bandwidth is a concern and the other end point / root port supports it.

With regards,
Mike

SL RE: MitySOM-A5E PCIe HIP configuration qudstion - Added by Sung Lim 9 months ago

Yes, agreed. It would be a good upgrade path without jumping the SOC family.

    (1-4/4)
    Go to top