|
1
|
|
|
2
|
|
|
3
|
Output of u-boot with my complied sd card image:
|
|
4
|
|
|
5
|
U-Boot SPL 2023.07-rc6-ge64596af4c-dirty (Oct 20 2025 - 21:45:58 -0400)
|
|
6
|
DDRCAL: Scrubbing ECC RAM (1024 MiB).
|
|
7
|
DDRCAL: SDRAM-ECC initialized success with 608 ms
|
|
8
|
MPU 800000 kHz
|
|
9
|
DDR 400000 kHz
|
|
10
|
EOSC1 25000 kHz
|
|
11
|
EOSC2 25000 kHz
|
|
12
|
F2S_SDR_REF 0 kHz
|
|
13
|
F2S_PER_REF 0 kHz
|
|
14
|
MMC 50000 kHz
|
|
15
|
QSPI 400000 kHz
|
|
16
|
UART 100000 kHz
|
|
17
|
SPI 200000 kHz
|
|
18
|
Trying to boot from MMC1
|
|
19
|
|
|
20
|
|
|
21
|
U-Boot 2023.07-rc6-ge64596af4c-dirty (Oct 20 2025 - 21:45:58 -0400) Critical Link MitySOM-5CSx
|
|
22
|
|
|
23
|
CPU: Altera SoCFPGA Platform
|
|
24
|
FPGA: Altera Cyclone V, SE/A6 or SX/C6 or ST/D6, version 0x0
|
|
25
|
BOOT: SD/MMC Internal Transceiver (3.0V)
|
|
26
|
DRAM: 1 GiB
|
|
27
|
Core: 35 devices, 19 uclasses, devicetree: separate
|
|
28
|
MMC: dwmmc0@ff704000: 0
|
|
29
|
Loading Environment from MMC... OK
|
|
30
|
In: serial
|
|
31
|
Out: serial
|
|
32
|
Err: serial
|
|
33
|
Model: MitySOM-5CSX-H6-42A Altera SOCFPGA Cyclone V
|
|
34
|
BOARD: Critical Link MitySOM-5CSx Module
|
|
35
|
Net: eth0: ethernet@ff702000
|
|
36
|
gpio: pin 0 (gpio 0) value is 1
|
|
37
|
Hit any key to stop autoboot: 0
|
|
38
|
MitySOM-5CSx #
|
|
39
|
|
|
40
|
|
|
41
|
output of u-boot with the provided sd card image.
|
|
42
|
|
|
43
|
U-Boot SPL 2013.01.01 (Oct 19 2023 - 21:49:03)
|
|
44
|
BOARD : Critical Link MitySOM-5CSx Module
|
|
45
|
CLOCK: EOSC1 clock 25000 KHz
|
|
46
|
CLOCK: EOSC2 clock 25000 KHz
|
|
47
|
CLOCK: F2S_SDR_REF clock 0 KHz
|
|
48
|
CLOCK: F2S_PER_REF clock 0 KHz
|
|
49
|
CLOCK: MPU clock 800 MHz
|
|
50
|
CLOCK: DDR clock 400 MHz
|
|
51
|
CLOCK: UART clock 100000 KHz
|
|
52
|
CLOCK: MMC clock 50000 KHz
|
|
53
|
CLOCK: QSPI clock 400000 KHz
|
|
54
|
RESET: COLD
|
|
55
|
SDRAM: Initializing MMR registers
|
|
56
|
SDRAM: Calibrating PHY
|
|
57
|
SEQ.C: Preparing to start memory calibration
|
|
58
|
SEQ.C: CALIBRATION PASSED
|
|
59
|
SDRAM: 1024 MiB
|
|
60
|
SDRAM: Initializing SDRAM ECC
|
|
61
|
SDRAM: ECC initialized successfully with 1511 ms
|
|
62
|
SDRAM: ECC Enabled
|
|
63
|
ALTERA DWMMC: 0
|
|
64
|
|
|
65
|
|
|
66
|
U-Boot 2013.01.01 (Oct 19 2023 - 21:49:22) Critical Link MitySOM-5CSx
|
|
67
|
|
|
68
|
CPU : Altera SOCFPGA Platform
|
|
69
|
BOARD : Critical Link MitySOM-5CSx Module
|
|
70
|
I2C: ready
|
|
71
|
DRAM: 1 GiB
|
|
72
|
MMC: ALTERA DWMMC: 0
|
|
73
|
In: serial
|
|
74
|
Out: serial
|
|
75
|
Err: serial
|
|
76
|
Net: mii0
|
|
77
|
gpio: pin 0 (bank/mask = 0/0x00000001)
|
|
78
|
gpio: pin 0 (gpio 0) value is 1
|
|
79
|
Hit any key to stop autoboot: 0
|
|
80
|
MitySOM-5CSx #
|
|
81
|
|
