Project

General

Profile

Activity

From 08/10/2024 to 09/08/2024

08/14/2024

GG 01:48 AM Hardware Design: RE: JTAG Interface
Hello,
Regarding the first question, unfortunately, the 2.5 V levels being used for the Max10 FPGA will not be compatible with MitySOM-C10G. The Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines states that for JTAG pins ...
Gregory Gluszek
 

Also available in: Atom