Project

General

Profile

Activity

From 10/10/2022 to 11/08/2022

11/08/2022

CH 10:27 PM FPGA Development: RE: Implementing PTP protocol with MitySOM-A10S SOM.
Thanks, Dan.
Costas
From: Daniel Vincelette <redmine@criticallink.s, Dan>
Sent: Tuesday, November 8, 2022 5:17 PM
Subject: [MitySOM-A10S Altera Arria 10 - FPGA Development - msg6242] RE: Implementing PTP protocol with MitySOM-A10...
Costas Hatzinikolaou
DV 10:17 PM FPGA Development: RE: Implementing PTP protocol with MitySOM-A10S SOM.
Hello Costas,
We have never used PTP on the Arria 10 but the HPS MAC does say that it supports "IEEE 1588-2002 and IEEE 1588-2008 standards for precision networked clock synchronization".
In your device tree you will need to update...
Daniel Vincelette

11/04/2022

CH 03:32 PM FPGA Development: Implementing PTP protocol with MitySOM-A10S SOM.
Hello,
Sperry would like to implement the PTP (Precision Time Protocol) protocol using the MitySOM-A10S module.
I have a couple of questions:
1. I believe we have to use the Intel Triple-Speed Ethernet FPGA IP core instead of the H...
Costas Hatzinikolaou

10/31/2022

DV 05:18 PM PCB Development: RE: KSZ9031 PHY replacements.
Hi Costas,
Please take a look at the following wiki page that goes over alternates to the KSZ9031, it goes over the hardware and software impact of using either the KSZ9131 or KSZ9021 instead: https://support.criticallink.com/redmine/...
Daniel Vincelette

10/27/2022

CH 07:40 PM PCB Development: KSZ9031 PHY replacements.
Hello,
The KSZ9031 Ethernet PHY is not available anymore or it has a long lead time.
We are using it with the MitySOM-A10S board.
Does Critical Link suggest any replacements for this PHY?
Thank you.
Costas Hatzinikolaou
 

Also available in: Atom