Project

General

Profile

Activity

From 01/26/2025 to 02/24/2025

02/06/2025

DV 02:27 PM FPGA Development: RE: MitySOM-5csx custom board PL fabric ethernet access
Hi,
It looks like you have a signaltap in your design, which can make it hard to meet timing. I recommend that you remove it and try a build again. If that doesn't work then you'll need to use Timequest 's Worst Failing paths report t...
Daniel Vincelette
BK 02:14 PM FPGA Development: RE: MitySOM-5csx custom board PL fabric ethernet access
Hi,
I am facing an issue with new Timing Error in my Project which that generated rbf file, it was not pinging and as well as the source System continuously sending ARP messages only without sending the Ping data ,but in two systems E...
Bhardwaj Kotha
 

Also available in: Atom