Activity
From 03/27/2019 to 04/25/2019
03/27/2019
- DV 09:53 AM FPGA Development: RE: Problem when programming FPGA from HPS
- I attach the simple block diagram-based Quartus project that takes in input a 100 MHz differential clock and outputs a single-ended 25 MHz clock. It makes not use of Qsys and it isn't changing the HPS subsystem, but nonetheless I'm facin...