Mity CPU Platforms » MitySOM-5CSX Altera Cyclone V

02/03/2014

AB 03:55 PM Software Development: Yocto Plug-In Python.exe Error

Posting on behalf of a customer: Alexander Block

01/30/2014

GG 10:01 AM FPGA Development: RE: Ethernet

Edited my response. Good eye Dave. Thanks! Gregory Gluszek

DR 09:31 AM FPGA Development: RE: Ethernet

Greg,
Only 2 "e"s in setenv, not three... Jack probably knows that, but just to be clear...
Dave
David Rice

GG 09:10 AM FPGA Development: RE: Ethernet

Hi Jack,
Follow these steps to correct the ethernet:
1. Break into u-boot by resetting the system and hitting any key before the intial countdown finishes.
2. Type the following command: Gregory Gluszek

01/29/2014

06:48 PM FPGA Development: RE: Ethernet Rev B

Hi,
I just received your rev B module. We noticed that the ethernet doesn't work on this revision at all. Is there another way to transfer my fpga and programming file to the linux OS. uBoot will do the FPGA but will it take care of m... Anonymous

01/27/2014

DV 12:56 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Jack,
I'm not sure what else to try other than trying to program the FPGA through a JTAG pod, which I believe you said you don't have, or sending it back for an RMA.
Dan Daniel Vincelette

01/24/2014

01:57 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Dan,
I did what Adam suggested and it made no difference. I tried it without anything plugged in and still nothing.
Jack Anonymous

DV 01:21 PM FPGA Development: RE: Load FPGA Timeout Error

Currently I do not believe that is the case, seeing as this problem is happening in both uboot and linux.
Have you tried programming the FPGA without anything else plugged in (such as a HSMC card) and setting the MSEL like Adam advise... Daniel Vincelette

12:28 PM FPGA Development: RE: Load FPGA Timeout Error

Could this be a OS issue that's causing it?
Can some one direct me the exact link where I can download the img file?
Jack Anonymous

01/22/2014

AD 03:37 PM FPGA Development: RE: Load FPGA Timeout Error

Your MSEL is currently 00000. Try changing S100-position3 to OFF to get an MSEL[4:0] of 00100. This will change the power-on reset delay to Standard instead of Fast.
To read the switch settings, note the white labels in silkscreen on... Adam Dziedzic

DV 03:11 PM FPGA Development: RE: Load FPGA Timeout Error

Looking through the uboot source code it seems that the HPS is not able to set the FPGA into a reset mode. Which could possibly be a hardware issue. One last test is if you have an HSMC board connected, unplug it and try to load the FPGA... Daniel Vincelette

02:57 PM FPGA Development: RE: Load FPGA Timeout Error

correct Anonymous

DV 02:56 PM FPGA Development: RE: Load FPGA Timeout Error

Is the following the full error you received? Daniel Vincelette

02:34 PM FPGA Development: RE: Load FPGA Timeout Error

Yes Anonymous

DV 02:33 PM FPGA Development: RE: Load FPGA Timeout Error

was this from the **run fpgaload**? Daniel Vincelette

02:31 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Dan,
I got an error: Failed with error code -1.
Jack Anonymous

DV 02:29 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Jack,
This needs to be run during uboot, which you get to by pressing any key during the first 5 seconds of start up. If you are able to load it through uboot then that should factor out a hardware issue.
Dan Daniel Vincelette

02:13 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Dan,
The Linux OS on the board doesn't have run and saveenv. I tried to update it, but it doesn't have the apt-get command either.
Cheers,
Jack Anonymous

DV 01:33 PM FPGA Development: RE: Load FPGA Timeout Error

Daniel Vincelette

12:59 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Dan,
Regarding the uboot procedure, I have never worked with uboot before and the instructions on rocketboard is not very specific as to how to set it up. Could you provide some help on this please?
Thanks again for all your hel... Anonymous

12:33 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Adam,
I'm not sure what the default positions for the MSEL or which of the switches on board are for the MSEL. So here's a picture.
Thanks,
Jack Anonymous

AD 12:23 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Jack,
Please check the MSEL dip switches. These should be set to FPPx16 or FPPx32 for the FPGA Manager to be able to load the FPGA. Those pins are read at power-on. MSEL details can be found in:
Table 7-2 of:
http://www.alte... Adam Dziedzic

12:07 PM FPGA Development: RE: Load FPGA Timeout Error

Hi Dan,
The same issue still occurs after power cycling.
I'm wondering if it's a hardware issue.
Jack Anonymous

DV 10:43 AM FPGA Development: RE: Load FPGA Timeout Error

Hi Jack,
We have not seen this issue yet. If you power cycle the board did this issue still occur?
Dan Daniel Vincelette

01/20/2014

05:19 PM FPGA Development: Load FPGA Timeout Error

Hi,
I just got back from vacation and tried to run my board and ran into a problem.
I tried to load rbf file as usual and it returns this
altera_fpga_manager ff706000.fpgamgr: timeout
Thanks!
Jack Anonymous

01/09/2014

ND 08:50 AM FPGA Development: RE: I/O voltage

Thanks, very useful info. Will give it a try over the next couple of weeks.
Nigel. Nigel Doe

01/08/2014

AD 04:57 PM FPGA Development: RE: I/O voltage

Hi Nigel,
Below you will find the details to support additional IO standards. I believe this covers all the necessary details...
h2. MityARM-5CSX VIO Support
h3. VCCPD Power and Support for +3.0 or +3.3V Standards
The I/O ba... Adam Dziedzic

ND 01:53 PM FPGA Development: RE: I/O voltage

Any update on whether the dev kit can be configured for 3.3v I/O?
Thanks,
Nigel. Nigel Doe