Project

General

Profile

Activity

From 04/30/2019 to 05/29/2019

05/28/2019

VP 09:10 AM Software Development: uPP channel B in receives mode missing data from FPGA
Hi,
I have a custom board with
-- MityDspl-138F module (with FPGA)
-- No Ethernet port
-- UART,USB,SD CARD interface
we have done following steps till date.
-- I have built VM with MityDSP Critical_Link_Unified_VM_14-04_04...
Vivek Ponnani
 

Also available in: Atom