Forums » FPGA Development »
Added by Thomas Catalino over 14 years ago
(posted on behalf of a customer for the MityARM-1808F module)
Any advice on how to connect your EMIF interface to an AXI bus (a Xilinx FPGA core standard) in the FPGA would be appreciated.